A new technique has recently been developed to suppress dark current generation by interface states in buried channel CCD imagers by a change in the operating biases of the CCD during the integration cycle. In this work, this technique is successfully applied to suppressing interface state generated dark current in two irradiated CCDs. A dark current of only 1.3 nA/cm2 at 1 Mrad dose has been obtained on a CCD fabricated with radiation hardened oxides using this technique, compared to 360 nA/cm2 in the normal mode of operation. Experimental data on the irradiated CCDs show an excellent correlation between dark current generated by interface states in the normal mode of operation and the density of interface states measured using the periodic pulse technique.
Introduction
One of the major forms of degradation in ChargeCoupled Device (CCD) imagers exposed to ionizing radiation is an increase in the background dark current [1] . Dark current is the signal collected in an optical imager while not illuminated, an effect which degrades the quality of the optical image produced. In irradiated CCD imagers, the increase in dark current results in serious degradation of the optical image at irradiation doses well below total device failure.
Furthermore, this increase is a significant problem even for devices fabricated with radiation hardened oxides. For example, C.P. Chang [2] recently reported that CCDs fabricated with hardened oxides have dark currents from 55 to 270 nA/cm2 after 1 Mrad dose, depending on operating bias and variations in fabrication, as compared with preirradiation values of only 5 nA/cm2. CCD dark current is caused by generation of electron-hole pairs in the semiconductor by two types of defects: interface states, and bulk defect states. Measurements on gate-controlled diodes and MOS capacitors have shown that the dark current component due to interface state generation can be suppressed by formation of an inversion layer of free carriers at the Si-SiO interface in an MOS structure [3] .
The first appiication of this technique to CCD imagers was reported by J. Hynecek in Dec. 1979 using a 1-phase ("virtual phase") CCD with many unique structural features [4] . More recently, it has been demonstrated that the technique is also applicable to CCDs of more conventional design such as 4-phase devices [5] .
In this work, the technique of suppressing interface state generation by formation of an inversion layer is applied to irradiated CCDs [6, 7] . In this work, the data shows conclusively that the dark current increase in irradiated CCDs is caused by increased generation by interface states rather than bulk defects.
Review of the Suppression Technique
A description of the technique to suppress interface state generation by inversion layer formation, and how it applies to 4-phase CCDs, has been published previously [5] . The following is a brief review of this technique.
A. Suppression of Interface State Generation
Dark current in silicon CCDs is caused by generation of electron-hole pairs at defect states located at the Si-SiO2 interface and within the bulk of the semiconductor. In either case, the rate of carrier generation is given by [8] :
where Nt is the density of defect states, a and a are the electron and hole capture cross sections Ef the states, respectively, n and p are the free carrier concentrations of electrons and holes, respectively, n. is the intrinsic carrier concentration, vth is the mean free carrier thermal velocity, and (E -E.) is the energy of the defect level with respect to the intrinsic Fermi level Ei. Consequently, the rate of carrier generation U by interface states is a function of both the density of states and the density of free carriers at the interface. U has its maximum value when the interface is devoidsof free carriers.
It is apparent from Eq. (1) that U will decrease if the density of free carriers at the interface (n or p) is much larger than ni for states near midgap.
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For accumulation or inversion layers, n or p will rapidly approach -1013 6arriers/cm3 compared to the value for n. of 1.4x101 / cm3 at room temperature [9] , so U will Aecrease by orders of magnitude. Consequently, the technique to be employed here is to bias the interface of the CCD into inversion while the device is imaging, thereby suppressing generation by interface states. Figure 1 shows the potential distribution in an n-buried channel CCD structure depleted of electrons, with gate bias Vg as a parameter. For this device, the potential at the interface O is positive for Vg > -4.4 volts. For this case, the interface is depleted of all free carriers, since electrons are attracted to the potential maximum (or "well") in the buried channel while holes are attracted to the substrate. This is the usual biasing condition of a buried channel CCD imager, for which U is at its maximum value. However, for Vg < -4.4 volts, an inversion layer of holes supplied by the substrate forms at the interface, and s is "pinned" at zero volts. Consequently, U is reduced by orders of magnitude by formation of the inversion layer, and the interface state component of the CCD dark current will be suppressed. Note that, for Vg < -4.4 volts, increasingly negative Vg only increases the potential drop across the gate oxide and does not affect the potential distribution in the buried channel.
A cross section of a 4-phase CCD structure is shown at the top of Fig. 2 . The gates are fabricated from two levels of polysilicon separated by an oxide which is thermally grown on top of the lower polysilicon level. A CCD charge packet is confined to the n-buried channel in the vertical direction in Fig. 2 by the formation of a potential well in the channel. To confine the charge in the horizontal direction, and prevent the charge from simply spilling down the CCD and out of the device, at least one of the phase gates is usually held at a more negative bias than the others, forming a potential barrier to charge flow. This is shown in the center of Fig. 2 If all gates are held at the same voltage, it might be assumed that it would be impossible for the CCD to form charge packets due to the lack of any potential barriers to confine the charge. In fact, in the 4-phase CCD structure there are several second order effects which create small potential barriers between phase gates: (1) the thick oxide in the interelectrode space, (2) the gate oxides under the two levels of polysilicon are grown at different times and may have different thicknesses, and (3) regrowth of the gate oxide under the upper polysilicon level decreases the thickness of the buried channel under those gates.
These potential barriers inherent in the structure of the 4-phase CCD allow proper operation in the integration mode even when all gates are biased negatively enough to invert the Si-SiO interface (and the buried channel potential is independent of gate bias). For this gate bias condition, it is observed experimentally that the CCD images correctly, but the amount of charge that can be held in an integrating potential well is substantially less than the charge capacity in the normal mode of operation due to the small size of the potential barriers between bits.
(Note: due to the limited charge capacity, it is emphasized that this mode of operation, with all phase gates at the same bias during the integration time, is unlikely to be used in actual operation of a 4-phase area imager. The technique of suppression of interface state generation described here will be best applied to devices with built-in potential barriers, such as 2-phase devices, where use of the suppression technique will not result in reduced charge capacity. The experiments described here are simply intended to demonstrate the feasibility of using the suppression technique for radiation hardening.)
Experimental Details
Measurements have been performed on two different sets of devices. The first set are 150-bit, 4-phase n-buried channel CCD shift registers (samples BC 55 -7) [101. The overlapping CCD gates were fabricated with polysilicon (lower level) and aluminum (upper level) gates. These devices were not fabricated as radiation hardened devices. The second set of devices are 128-bit, 4-phase n-buried channel CCD shift registers (samples BN09) [11. These devices have boron doped polysilicon gates (both levels) and are fabricated with radiation hardened oxides. Most of the experimental data presented here will be on the 128-bit devices, because the fabrication of these hardened CCDs is similar to the processing used for hardened CCD area imagers currently under dgvelopment. The area of one 4-phase bit is 3.8xlO cm2 for both sets of devices.
All devices were irradiated at the NRL Co60 source. The 150-bit devices were irradiated with all pins at zero volts. The 128-bit devices were irradiated with 0 volts on the substrate and all gates, and -10 volts on the buried channel to simulate biasing conditions during operation. The devices were alternately irradiated and measured until the devices accumulated such a large total dose that proper operation could not be achieved with the preirradiation biasing conditions. Between irradiation and measurement, the devices were stored with all pins at 0 volts.
All electrical measurements were made with the devices carefully shielded from all light sources at room temperature. During the measurements, the devices were placed in a 28-pin socket mounted on a circuit card along with IC clock pulse drivers and other power-dissipating circuitry. A fan was used to blow room temperature air directly on the CCD package. Generally it was possible to maintain the CCDs within 2°C of room temperature. However, because of the strong temperature dependence of the dark current [5] , uncontrollable temperature variations were the main source of error in the experimental dark current data.
CCD dark current was measured by integration of the current in CCD potential wells during a variable integration time, and then rapidly clocking out the integrated signal at the CCD operating frequency of 250 kHz. A clockout time of 800 us (-200 clock cycles) was used to transfer out all CCD bits plus trailers (which consist of charge left behind due to transfer inefficiency). In order to obtain an accurate measurement of CCD dark current using the integration technique, the clockout time must be small compared to the integration time so that dark current collected during the clockout time will be negligible. Fig. 3 with the exception of the spike at bit 37 which appears to be a defect at the Si-SiO interface. The similarity in spike patterns confirms {hat the CCD is operating properly with the interface inverted. Data showing output voltage from a single CCD bit as a function of integration time for a typical unirradiated 128-bit device is shown in Fig. 4 . CCD dark current density JD may be determined from this data using: JD = Vout G/(t A) (2) where Vout is the CCD output voltage, G is the gain of the CCD15eset output amplifier (for this device,
G=3.36xlO coul/v), t is the integration time, and
A is the area of a CCD bit. The solid lines drawn in Fig. 4 show the best fit to the data of lines drawn with unity slope. The excellent fit of the unity slope lines to the data shows that the CCD integrated charge is linearly proportional to the integration time, or alternatively, from Eq. (2) , that J is independent of integration time. For long integration times, the output voltage saturates at the CCD charge capacity, and the excess charge spills over the potential barriers between bits, down the CCD, and out of the device.
The data in Fig. 4 CCD dark current as a function of Vg, the gate bias during the integration time, is shown in Fig. 5 for several of the 150-bit CCDs. From the characteristics of the unirradiated device (lowest curve), it is apparent that the interface inverts, providing suppression of interface state generation, at Vg<-8 volts. This value of Vg is more negative than the value required for the 128-bit devices due to the different geometry, mainly the thicker 1500 R gate oxide, of this device. It is also observed from the pre-irradiation curve in Fig. 5 that the interface state generation and bulk generation contributions to the dark current are approximately equal at 2 nA/cm2, in contrast to the results on the 128-bit devices where the interface generation component dominates the bulk contribution.
For the irradiated devices in Fig. 5 , it is observed that the CCD dark current increases by an order of magnitude to 40 nA/cm2 after 4x104 rad (Si) dose measured near Vg=O volts. This data shows an increase in dark current which is typically observed in CCDs exposed to ionizing radiation [1] . However, for large negative value of Vg, the measured dark current after exposure to 4x104 rad (Si) has only increased slightly.
The data in Fig. 5 show that the value of Vg required to suppress interface state generation shifts to more negative values with increasing radiation. This effect is due to the negative flatband shift typically observed in irradiated MOS devices. The observed values of the shifts were in reasonable agreement with the threshold shifts measured at the CCD input gate.
CCD dark current as a function of irradiation dose for a 150-bit device is shown in Fig. 6 . The upper curve is obtained for Vg = -5 volts, which for this device is not sufficient to invert the interface (see Fig. 5 ). The lower curve is obtained at Vg = -20 volts, for which the interface is inverted at all doses. Comparison of the two curves in Fig. 6 demonstrates that the radiation induced increase in CCD dark current is effectively suppressed by invert- ing the interface, up to the maximum total dose of 105 rad(Si). At 105 dose, the total threshold shift in these unhardened devices was approximately -6 volts. These devices were inoperable at higher total doses because of the very large threshold shifts.
Measurements of CCD dark current as a function of total dose for the hardened 128-bit CCDs are shown in Fig. 7 . The data in the upper curve were obtained at Vg=-1.5 volts (interface depleted), and at Vg=-7 volts (interface inverted) in the lower curve.
Original data obtained by C.P. Chang [21 on devices from the same processing run are also shown for comparison in Fig. 7 . Chang's data correlate reasonably well with the data in this work for Vg= -1.5 volts considering differences in conditions during irradiation and operation. Data from two different devices in this work in Fig. 7 show good sample to sample reproducibility as a function of total dose. At the maximum total dose shown in Fig. 7 , threshold voltage shifts were on the order of -1 to -2 volts, depending on operating conditions and whether lower or upper level polysilicon gates were measured in agreement with previous results [2] . Comparing the data for a non-inverted interface in Figs. 6 and 7, it appears that the increase in dark current for the 128-bit and 150-bit CCDs as a function of dose is approximately the same. This result is somewhat surprising because the 128-bit devices are fabricated with hardened oxides and have a threshold shift with irradiation which is approximately a factor of 50 smaller than the unhardened 150-bit devices. Consequently, the 128-bit devices might have been expected to have a much smaller increase in interface state density with dose. Previous data from unhardened CCDs show dark current increases of -100 nA/cm2 at 2.5x104 rad (Si) [13] Fig. 1 , W increases from 4.5 to 5.5 pm, or about 20%. The diffusion current, the other important bulk dark current mechanism, is independent of gate bias. In the 128-bit devices, it has been shown that the dominant component of bulk generation at room temperature is, surprisingly, the diffusion current [5] . Because interface state generation is at least as large as bulk generation for both sets of devices measured here, the small variation in bulk generation as a function of gate bias is a second order effect and will be neglected.)
The density of interface states Dit in a CCD shift register may be conveniently measured by using the periodic pulse technique [15, 16] . This technique has the advantages of high sensitivity, good accuracy, and measures Dit in the active device rather than using a test device whose characteristics may not be the same. Briefly, the technique involves transfer of charge packets from the CCD input to the output during continuous operation as a shift register. Trap densities are determined from measurement of the charge lost from the charge packets due to trapping by bulk defects and interface states. In a buried-channel CCD, interface state densities may be measured if the amount of charge per charge packet is increased beyond the buried channel charge capacity such that the charge comes in contact with the interface states. In this work, the interface states measured are electron traps near midgap, and the densities are measured to an absolute accuracy of ±20% [17] .
A comparison of interface state generated dark current J . measured using the inversion technique, and density of interface states Dit measured using the periodic pulse technique, is shown in Fig. 8 [19] , which is also in good anrgement with the data in this work considering the differences in sample preparation and measurement techniques.
Initial measurements on gate-controlled diodes have shown that the increase in dark current in MOS devices exposed to ionizing radiation is due to an increase in the density of interface states [3] . Initial data on unhardened CCDs also showed good correlation between the increase in dark current caused by irradiation and the increase in Dit [13] . In contrast to these results, recent measurements have suggested that the dark current increase in hardened CCDs exposed to ionizing radiation is caused by increased generation by bulk defects [6, 7] . In a later publication, the author of ref. [6] reversed his position after making gate-controlled diode measurements, and subsequently attributed the dark current increase to increased generation by interface states [2] . In ref. [7] , Srour results. It is emphasized that the 128-bit devices used here are the same devices used in refs. [2] and [7] and were obtained from the same processing run.
In sum, the experimental data presented in this work are conclusive evidence that the increase in dark current in irradiated, hardened CCDs is due entirely to increased interface state generation.
Conclusions
In this work, it has been demonstrated that the technique of interface inversion completely suppresses the dark current increase in CCDs exposed to ionizing radiation. The technique has been demonstrated in two different CCDs from different manufacturers, showing that CCD operation in the inversion mode is not somehow a quirk of the structural or operational characteristics of a single device. In a hardened n-buried channel CCD, a dark current of only 1.3 nA/cm2 after 1 Mrad dose has been achieved using interface inversion, resulting in an improvement of two orders of magnitude compared with 360 nA/cm2 obtained in the usual mode of operation. Application of the inversion technique to 4-phase CCD imagers has a serious drawback due to the reduction in charge handling capacity. Consequently, the technique is most appropriately applied to hardened imagers with built-in potential barriers between bits, such as the 2-phase or virtual phase CCD structures.
Through the use of: (1) CCD structures optimized for radiation hardening [201, (2) radiation-hard oxide growth technology [2, 6] , and (3) the technique for suppressing interface state generation presented here, many of the serious practical problems involving degradation of CCD characteristics in radiation environments have now been solved. However, techniques for reducing the high sensitivity of CCDs to transient ionizing radiation, and permanent bulk damage due to displacement damage by heavy particles, have yet to be developed.
Application of the inversion technique is also useful for separating the bulk and interface state generation components of the dark current. In this work, comparing these results with measurements of the interface state density using the periodic pulse technique, an excellent correlation is observed between the interface state generated dark current and thelgensity of interface states. A value of 4.2x101 cm2 is obtained for ((e (x ) , in excellent agreement with values obtained bynoiher techniques.
